

THE HONORABLE JAMES L. ROBERT

UNITED STATES DISTRICT COURT
WESTERN DISTRICT OF WASHINGTON
AT SEATTLE

MICROSOFT CORPORATION, a Washington corporation,

Plaintiff,

v.

MOTOROLA, INC., and MOTOROLA MOBILITY, INC.,

Defendants.

Case No. C10-1823-JLR

DECLARATION OF TIMOTHY J. DRABIK IN SUPPORT OF MOTOROLA, INC. AND MOTOROLA MOBILITY, INC.'S RESPONSE TO MICROSOFT CORPORATION'S MOTION FOR SUMMARY JUDGMENT OF INVALIDITY

NOTED: Friday, April 13, 2012

ORAL ARGUMENT REQUESTED

MOTOROLA MOBILITY, INC., and GENERAL INSTRUMENT CORPORATION,

Plaintiffs/Counterclaim Defendant,

v.

MICROSOFT CORPORATION,

Defendant/Counterclaim Plaintiff.

I, TIMOTHY J. DRABIK, hereby declare as follows:

I make this Declaration on personal knowledge, unless specifically stated otherwise.

I. INTRODUCTION

A. Background

1. I received Bachelor of Science degrees in Electrical Engineering and in Mathematics from the Rose-Hulman Institute of Technology in 1981, and Master of Science and Ph.D. degrees

1 in Electrical Engineering from the Georgia Institute of Technology in 1982 and 1990, respectively.

2 2. Through my formal education, I acquired a background in mathematics, applied
3 physics, system theory and signal processing, optics and optical engineering, microelectronics
4 fabrication, and integrated circuit design. This background facilitated my academic and industrial
5 research and development activities. I have 30 years of collective experience in signal and image
6 processing, high-performance computing, analog and digital integrated circuit design, optics and
7 optical engineering, liquid crystal displays, microelectronics and integrated circuits,
8 optoelectronics, device fabrication and packaging, and optical telecommunications. I have worked
9 in industry and done academic research. I also have coded extensively in various software
10 languages, including FORTRAN, C, and Matlab, and I used Verilog in the design process for a
11 graduate course in IC design.

12 B. Preparation

13 3. I am an expert in the field of signal processing, and I have been retained by Motorola
14 as a consultant and expert witness in this action.

15 4. I have read and studied United States Patent Nos. 7,310,374 (the “‘374 patent”),
16 7,310,375 (the “‘375 patent”), and 7,310,376 (the “‘376 patent”) (collectively, the “Motorola
17 Patents”).¹ I have also reviewed the file histories of the Motorola Patents.

18 5. Based on my review of these materials and my prior experience in the field of signal
19 processing, I have developed a technical understanding of the subject matter of the Motorola
20 Patents.

21 6. I am informed that questions have arisen about the structure described in the ‘374,
22 ‘375 and ‘376 patents for performing functions contained in certain elements of ‘374 patent, claim
23 14, ‘375 patent, claim 13, and ‘376 patent, claim 22. I submit this declaration to explain how, in
24

25 ¹ Copies attached as Exhibits A, B, and C. The Motorola Patents have a common specification.
26 For ease of reference, I will use the ‘374 patent for my citations.

1 my opinion, a person of ordinary skill in the art of video coding would understand the structure
2 identified in the Motorola Patents for performing these claimed functions.

3 II. LEVEL OF ORDINARY SKILL IN THE ART

4 7. In my opinion, the art pertinent to the subject matter of the Motorola Patents is the art
5 of video coding, which is a subset of signal processing that focuses on digital video signals.

6 8. A person of ordinary skill in the art as of 2001-2002 would have at least a Bachelor's
7 degree in electrical or computer engineering or equivalent and at least three years of experience
8 working in the field, or would have a Master's degree in electrical or computer engineering or
9 equivalent and at least one year of experience working in the field.

10 9. In 2001/2002, I had over 20 years of academic and industry experience with
11 technologies, systems, and signal processing for information processing and display. In particular,
12 as I mentioned earlier, I had taught courses in applied mathematics, digital signal processing,
13 Fourier optics and holography, optical information processing, information theory, pattern
14 recognition, semiconductor electronics, integrated circuit design, and linear system theory to
15 undergraduate and graduate students. Also, at AT&T Bell Labs during the early 1980s, I designed
16 hardware for fiber-to-the-home systems and investigated options for video bandwidth compression
17 and coding. With Displaytech in 2001 and 2002, I addressed problems that arise in the display of
18 moving color images and clocking problems that become more difficult as display resolution
19 increases.

20 III. OVERVIEW OF THE PATENTS

21 10. The claims at issue in Microsoft's motion are all directed to "[a]n apparatus for
22 decoding an encoded picture from a bitstream." '374 patent, claim 14, '375 patent claim 13, and
23 '376 patent, claim 22. The bitstream is a stream of data representing digital video content
24 comprising a stream of pictures. '374 patent, 1:33-34. In the bitstream, the digital video content
25
26

1 is represented in compressed, or encoded, form. *Id.* at 1:59-67. Decoding the encoded pictures
2 involves processing the bitstream to decompress the video data. *Id.*

3 11. Numerous video coding methods have been developed. *Id.* at 2:9-19. To successfully
4 decode an encoded picture, a decoder must recognize the format in which an encoder has rendered
5 the video data. *Id.* Therefore, video coding standards have been developed to standardize the
6 various video coding methods. *Id.*

7 12. Uncoded digital video content includes redundant data. For example, a picture in a
8 stream of pictures may have an area that has the same or similar brightness and/or color as another
9 area of a previous picture in the stream, or another area of the same picture. Compression takes
10 advantage of these temporal (picture to picture) and spatial (within the same picture) redundancies
11 by removing data that is “non-essential,” to decrease the amount of data that must be transmitted
12 in the bitstream. *Id.* at 1:59-62, 2:1-5. Decoding replaces the data that was removed. *Id.* at 1:62-
13 67. Most modern video coding standards, such as those developed by MPEG and ITU, are based
14 on an algorithm for removing temporally redundant data called “temporal prediction with motion
15 compensation.” *Id.* at 2:20-25. One aspect of this algorithm involves predicting video data
16 representing an area of a picture from video data representing an area or areas of one or two other
17 pictures called reference pictures. *Id.* at 2:26-41. This is called “inter coding.” *Id.* at 9:9-14.
18 Prediction of an area of a picture can also be based solely on other areas within the same picture.
19 Prediction within a single picture is called “intra coding.” *Id.* at 9:11-13.

20 13. The Motorola Patents refer to prediction and predicted pictures in the Abstract,
21 Background (*Id.* at 2:20-41), the Summary of the Invention (*Id.* at 2:54-56), and throughout large
22 portions of the Detailed Description (*Id.* at 5:4-53, 5:65-67, 6:1-37, 7:1-3, 7:50-53, 7:65-67, 8:33-
23 36, 8:42-43, 9:15-12:56 (describing inter prediction), 14:37-16:63 (describing intra prediction).
24 Included in these descriptions are methods and rules to be followed when encoding and decoding
25 predicted pictures in which adaptive frame/field (AFF) coding is used. The Motorola Patents
26 further describe that the blocks within each macroblock pair in frame mode or field mode can be

1 intra coded or inter coded. *See, e.g., Id.* at 9:46-59 (the blocks “can be in either frame or field
 2 mode”), 10:34-37 (referring to “macroblock pair based AFF” in context of inter coding), 11:28-31
 3 (“[t]his method [inter coding method] can be used in ... pair based macroblock AFF coding”),
 4 14:64-65 (“An intra block and its neighboring blocks may be coded in frame or field mode.”),
 5 15:48-49 (“Block C and its neighboring blocks A and B can be in frame mode or field mode.”),
 6 15:64-65 (“In the case of decoding the prediction modes of blocks ...”), 16:12-23, (“If the above
 7 macroblock pair (170) is decoded in field mode ...”), 16:24-35 (“if the above macroblock pair
 8 (170) is decoded in frame mode ...”).

9 14. The problem that Motorola’s macroblock pair AFF coding invention solved related to
 10 prediction. A basic problem with prediction techniques prior to the invention was that a
 11 macroblock coded in field mode could not be divided the same seven ways as a macroblock in
 12 frame mode. For single macroblock based AFF, a field macroblock was first divided into a 16×8
 13 pixel top field and a 16×8 pixel bottom field. *Id.* at 7:4-14. The field macroblock could be
 14 divided *only* five different ways. *Id.* at 7:15-24. The block sizes of 16×16 pixels and 8×16 pixels
 15 were not available for a macroblock encoded in field mode because, in field mode, a block could
 16 not contain lines from both the top and bottom fields. *Id.* at 7:27-33. This is called the single
 17 parity requirement. *Id.* Because all seven block sizes were not available in field mode, prediction
 18 performance suffered. The Motorola Patents describe the problem with prior prediction
 19 techniques as follows:

20 This implies that the performance of single macroblock based AFF may not be good for
 21 some sequences or applications that strongly favor field mode coding. *Id.* at 7:33-36.

22 15. The solution arrived at by the Motorola inventors was to use multiple neighboring
 23 macroblocks instead of a single macroblock for AFF coding. For example, FIG. 7 shows a
 24 vertical pair of macroblocks that can be used in AFF coding. The Motorola Patents describe the
 25 solution as follows:

26 In order to guarantee the performance of field mode macroblock coding, it is preferable in
 some applications for macroblocks that are coded in field mode to have the same block

1 sizes as macroblocks that are coded in frame mode. This can be achieved by performing
2 AFF coding on macroblock pairs instead of on single macroblocks.” *Id.* at 7:37-43.

3 16. With Motorola’s invention of AFF coding on macroblock pairs, the macroblocks of a
4 frame based macroblock pair “can be further divided into the smaller blocks of FIGS. 3a-f for use
5 in the temporal prediction with motion compensation algorithm.” *Id.* at 7:50-53. And, because
6 the top field macroblock and the bottom field macroblock of a field based macroblock pair are
7 both 16×16, each field macroblock “can now be divided into one of the possible block sizes of
8 FIGS. 3a-f” (*i.e.*, the same seven ways as a 16×16 frame macroblock). *Id.* at 7:65-67. This
9 provided greater flexibility for use in prediction, which led to more efficient video encoders and
10 decoders.

11 IV. THE PATENTS TEACH TO USE THE WELL-KNOWN STRUCTURE OF A
12 DECODER TO PERFORM THE CLAIMED FUNCTIONS

13 17. A person of ordinary skill in the art, reading the common specification of the
14 Motorola Patents, would understand these patents to teach using a decoder to perform the
15 functions in claim 14 of the ‘374 patent, claim 13 of the ‘375 patent, and claim 22 of the ‘376
16 patent.

17 18. Each claim refers to “an apparatus for decoding an encoded picture from a bitstream.”
18 As I discuss further below, this would be understood by a person of ordinary skill in the art as a
19 description of the purpose of a well-known class of structures called digital video decoders.

20 19. Digital video decoders are a class of electronic devices that decode, or decompress,
21 encoded digital video content. The specification describes the general idea behind decoding:
22 After the compressed video data has been transmitted, it must be decoded, or
23 decompressed. In this process, the transmitted video data is processed to generate
24 approximation data that is substituted into the video data to replace the “non-essential”
25 data that was removed in the coding process. ‘374 patent at col. 1:62-67.

26 20. A person of ordinary skill in the art would understand that digital video decoders have
well-known, basic structural components for decoding encoded digital video content – entropy

1 decoding, inverse scanning, inverse quantization, inverse transform and prediction. These
2 components invert the processes used to encode the video data: entropy decoding is the inverse of
3 equally well-known entropy coding, inverse scanning is the inverse of equally well-known
4 scanning, inverse quantization is the inverse of equally well-known quantization, inverse
5 transform is the inverse of equally well-known transform, and inverse prediction is the inverse of
6 equally well-known prediction.

7 21. A person of ordinary skill in the art would further understand that these components
8 are typically configured to recognize digital video content encoded in one or more standardized
9 encoding formats, in accordance with industry standards. The specification identifies MPEG-1,
10 MPEG-2, MPEG-4, H261 and H263 as examples of video coding standards in wide use. ‘374
11 patent, 2:9-19.

12 22. The specification further informs the person of ordinary skill that the invention is
13 compatible with a digital video decoder configured to decode digital video content encoded in
14 accordance with the MPEG-4 Part 10 AVC/H.264 standard. *Id.* at 1:17-20, 4:35-51.

15 23. These uses of “decoder” in the specification, in combination with the reference to
16 well-known MPEG/ITU-T video coding standards, connote to a person of ordinary skill in the art
17 that the “decoder” referred to in the specification is a discrete, well-known class of structures
18 called digital video decoders, which have the basic functional blocks discussed above.

19 24. At the time of the filing of the specification, the known class of digital video decoders
20 included several types of electronic devices, including devices that used different technologies to
21 implement components of the decoder. Accordingly, the specification describes that a decoder
22 can be implemented in the following ways:


23 The encoder or decoder can be a processor, application specific integrated circuit (ASIC),
24 field programmable gate array (FPGA), coder/decoder (CODEC), digital signal processor
25 (DSP), or some other electronic device that is capable of encoding the stream of pictures.
26 ... The term “decoder” will be used to refer expansively to all electronic devices that
decode digital video content comprising a stream of pictures. ‘374 patent, 4:59-5:3.

1 25. In the art of digital systems design, so called “hardware description languages,” such
2 as Verilog, are used to describe a system to be implemented. A person of ordinary skill in the art
3 would have understood how to write Verilog code for the well-known decoder and that, for
4 example, a single Verilog description of a decoder could be effectively “cast” into different target
5 technologies, such as ASIC, FPGA, DSP, etc. This concept of implementation flexibility is
6 routinely taught to undergraduates in the field.

7 26. A person of ordinary skill in the art would have understood that any of the electronic
8 devices in the class of digital video decoders would have analogous implementations of the basic
9 structural components that I discussed above. In an ASIC implementation, the various structural
10 components correspond directly to hard-wired physical blocks of circuitry. In an FPGA
11 implementation the structural components are configured through programming of connections
12 among circuit elements. Once programmed, an FPGA possesses physical blocks of circuitry
13 corresponding to functional blocks, just as an ASIC does. With respect to software
14 implementations on a processor or a DSP, the various structural components are defined by
15 procedures or software tasks, through which video data is processed.

16 27. Implementations of digital video decoders of each of the types described in the
17 specification were known.

18 28. An illustration of a known ASIC structure for a decoder can be found, for example, in
19 the datasheet for the Sigma Designs EM847x family of single-chip MPEG audio/video decoders
20 (Copy attached as Exhibit D to this Declaration). This datasheet is dated March 18, 2002. A
21 person of ordinary skill in the art would have appreciated that such decoders were commercially
22 available at that time. As shown on p. 3 of the datasheet, decoders known at that time included the
23 basic structural building blocks of entropy decoding (*i.e.*, MPEG-1&2 Huffman; MPEG-4
24 Huffman), inverse scanning (*i.e.*, ZigZag), inverse quantization (*i.e.*, Inverse Quantization),
25 inverse transform (*i.e.*, IDCT), and inverse prediction (*i.e.*, AC/DC Predictor; Motion
26 Compensation):



29. An illustration of how these various building blocks were known to those of ordinary skill in the art can be found, for example, in the explanation of each block on pp. 3-4, where these blocks are described without further elaboration:

MPEG-1 and MPEG-2 Huffman Decoder

The MPEG Video Decoder engine uses the Huffman Decoder as its front end. It can decode either a MPEG-1 or MPEG-2 formatted data stream. The Huffman Decoder is commanded directly from the RISC processor. It extracts fixed-length, variable-length or start codes from the bitstream and returns the value to the RISC processor or passes it directly to the Inverse Quantizer. The Huffman Decoder can also do tasks such as decode the macroblock increment address, get the macroblock type, get coded block pattern, get motion vector codes and decode a delta motion vector.

MPEG-4 Huffman Decoder

The MPEG-4 Huffman Decoder is the front-end to the MPEG-4 engine. It provides specialized instructions to the RISC processor to enable the decoding of Simple Profile MPEG-4 streams. These instructions are of three different kinds: get or view a fixed-length bit field, get an individual variable length code and get the DCT coefficients for the whole macroblock. Additionally, the Huffman Decoder provides support for the error-resiliency features of MPEG-4. It can be used to read data-partitioned Video Object Planes, with or without Reversible Variable Length Codes (RVLCs). It cannot, however, read RVLCs backwards.

AC/DC Predictor

If the input stream is MPEG-1 or MPEG-2, the AC/DC predictor passes through. Otherwise, it receives data from the zig-zag through a 19-bit stream interface. A predictor is added to the incoming AC/DC coefficients. The result is saturated and output to the inverse quantizer through a similar interface. This result will also be used as future predictors. For prediction, this block must save an entire macroblock line of information. This module supports MPEG-4 simple profile.

Inverse Quantizer

The Inverse Quantizer block resides between the AC/DC predictor block and the inverse DCT block. Its primary function is to receive coefficients from the AC/DC predictor, scale them and send them to the IDCT. It supports the MPEG-1, MPEG-2 MP@ML and MPEG-4 simple profile.

Inverse DCT


The IDCT (Inverse Discrete Cosine Transform) module is a hardware implementation of the DCT/IDCT of an 8x8 pixel block used in MPEG compression/ decompression. The DCT transforms a block of 8x8 pixels into a block of 8x8 transformed coefficients. The IDCT transforms a block of 8x8 transformed coefficients back into a block of 8x8 pixels.

Motion Compensation Module

The Motion Compensation Module performs all the motion compensation tasks required to decode MPEG-1, MPEG-2 and MPEG-4 bitstreams. This includes predicting the image block for the picture being decoded, using pixels from previously decoded pictures.

30. Additional illustrations of known ASIC structures for a decoder can be found, for example, in the datasheet for the Cirrus Logic CS92210 MPEG-2 Video Encoder/Decoder, dated 2001 (Copy attached as Exhibit E to this Declaration); in the datasheet for the Philips SAA7201 Integrated MPEG2 AVG Decoder, dated March 28, 2001 (Copy attached as Exhibit F to this Declaration); and in the datasheet for the SGS-Thomson Microelectronics STi3520 MPEG Audio/MPEG-2 Video Integrated Decoder, dated October 1996 (Copy attached as Exhibit G to this Declaration).

31. An illustration of a known FPGA structure for a decoder can be found, for example, in the datasheet for the Amphion CS6651 MPEG-2 Video Decoder for FPGAs (Copy attached as Exhibit H to this Declaration). This datasheet is dated August 2002. A person of ordinary skill in the art would have appreciated that such decoders were commercially available at that time. As shown on p. 1 of the datasheet, decoders known at the time of the patent application included the basic structural building blocks of entropy decoding (*i.e.*, Variable Length Code Decoder), inverse scanning (*i.e.*, Run Level Decoder), inverse quantization (*i.e.*, Inverse Quantization), inverse transform (*i.e.*, IDCT), and inverse prediction (*i.e.*, Motion Compensation):



32. An illustration of how these various building blocks were known to those of ordinary skill in the art can be found, for example, in the explanation of each block on p. 2, where these functions are described without further elaboration:

FUNCTIONAL BLOCK OVERVIEW

VIDEO STREAM PARSER

The Video Stream Parser unit extracts various encoding parameters from the input video stream and any requested user specific data contained within the stream, such as closed-caption or teletext data. This information is contained in headers at each layer of the stream and may be used throughout the rest of the decoding and reconstruction process. Selected user data is stored to buffer space and made available to the host CPU. Having removed header information from the stream, the Video Stream Parser unit passes the variable length encoded picture data to the Variable Length Code (VLC) Decoder unit. A range of parameters describing the overall stream and the picture currently being decoded is made available to the rest of the decoder.

VARIABLE LENGTH CODE DECODER

The Variable Length Code Decoder unit decodes the Huffman- style variable length encoded picture data. The outputs of this unit include the Discrete Cosine Transform (DCT) block run-level information for the Inverse DCT (iDCT) unit and decoded macroblock motion vectors for the motion compensation unit as well as a number of information fields describing the section of the picture currently being decoded. These decoded fields are made available to the rest of the decoder.

RUN-LEVEL DECODER & INVERSE QUANTIZATION

The output run-level information from the VLC decoder is converted into complete blocks of 64 quantized DCT coefficients by the Run-Level decoder. These coefficients are passed to the Inverse Quantizer for conversion back to actual DCT coefficients. To perform this, the Inverse Quantizer keeps track of a number of tables and scale factors, all extracted from the input video stream.

INVERSE DCT

This high performance unit performs the inverse quantization of 8x8 DCT-encoded Y, Cr and Cb pixel blocks. This key unit is capable of streaming data through continuously; transforming every 64 clock cycles an entire block of 8x8 DCT coefficients into an 8x8 block of pixel samples or estimated sample corrections.

MOTION COMPENSATION

Where the video data is encoded as an estimate using previous pictures and a set of corrections, the Motion Compensation unit forms the estimated pixel values. The Motion Compensation unit takes decoded motion vectors from the Variable Length Code Decoder unit and translates them into row and column coordinates within the pictures from which the estimations are being made. The reference samples for these coordinates are requested from the Frame Store Interface and the resulting pixels combined where necessary to form the estimated values for the block being decoded.

PICTURE RECONSTRUCTION

The Picture Reconstruction unit combines decoded pixels or corrections from the iDCT unit with the estimated pixels from the Motion Compensation Unit and writes the resulting pixels to the Frame Store, ready for subsequent display or reference.

FRAME STORE INTERFACE

The Frame Store is required for the storage of the two reference pictures used in the MPEG2 algorithm to form the estimated pixels. It also stores the frame currently being decoded and another frame currently being displayed. This allows the decoding and the display operations to be decoupled making audio/video synchronization simpler to maintain.

33. An illustration of a known DSP structure for a decoder can be found, for example, in the application report entitled *MPEG-2 Video Decoder: TMS320C62x Implementation* by Texas Instruments (Copy attached as Exhibit I to this Declaration). This report is dated March 2000. A person of ordinary skill in the art would have appreciated that such decoders were commercially available at that time. As shown in Figure 1 on p. 3 of the application report, the MPEG-2 Video Decoding Algorithm was known at that time:




Figure 1. MPEG-2 Video Decoding Algorithm

34. Moreover, a person of ordinary skill in the art appreciated that performing this algorithm involved the use of basic structural building blocks of entropy decoding (*i.e.*, VLD²), inverse scanning (*i.e.*, VLD), inverse quantization (*i.e.*, VLD), inverse transform (*i.e.*, IDCT), and inverse prediction (*i.e.*, Motion compensation address calculation; Motion compensation kernel), as shown on pp. 4-5 of the application report:

² This application report uses a functional block labeled “VLD” to represent the variable-length coding decoding / inverse quantization block in the flowchart of the MPEG-2 Video Decoding algorithm on p. 3.

3.2 Decoder Structure

The decoder is divided into the following modules (see Figure 2):

- VLD, which includes functions to perform variable-length decoding, run-length expansion and dequantization
- IDCT, which includes functions to perform inverse discrete cosine transform
- Motion compensation address calculation, which includes functions to calculate the reference blocks location and to fetch the blocks into internal memory
- Motion compensation kernel, which includes functions to calculate the prediction pixels
- Miscellaneous functions to decode header information, motion vectors, etc.
- Implementation of IALG and IRTC interfaces as required in xDAIS

The modules are glued together with the decoder control code. The control code invokes the functions in different modules as well as passes and receives the data.




Figure 2. MPEG-2 Video Decoder Structure

35. Additional illustrations of a known DSP structure for a decoder can be found, for example, in the datasheet for the MAP-CA DSP MPEG-4 Video Decoder by Equator Technologies, Inc., dated May 11, 2001 (Copy attached as Exhibit J to this Declaration).

36. An illustration of a known decoder structure using a processor running software can be found, for example, in the paper by Nadehara, et al., *Software MPEG-2 Video Decoder on a 200-MHz, Low-power Multimedia Microprocessor*, IEEE Intl. Conf. ASSP (1998) (Copy attached as Exhibit K to this Declaration). As shown on p. 3143, decoders known at that time included the basic structural building blocks of entropy decoding and inverse scanning (*i.e.*, Variable Length Decoding (VLD)), inverse quantization (*i.e.*, Inverse Quantization), inverse transform (*i.e.*, IDCT), and inverse prediction (*i.e.*, Motion Compensation):




Figure 2: MPEG-2 Video Decoding Process.

37. The Nahendra article describes this software as comprising four procedures: The MPEG-2 video decoding process mainly comprises of four procedures as shown in Figure 2; variable length decoding (VLD), inverse quantization (IQ), inverse discrete cosine transform (IDCT), and motion compensation (MC). Nahendra, et al., at p. 3143.

38. The term "CODEC" has arisen in the art in order to refer to a matched encoder/decoder pair, whether implemented in hardware or software. This term is telling in that it emphasizes the strict reciprocity that must prevail between an encoder and a decoder. An example of a hardware CODEC is given by Konstantinides, et al., *Design of an MPEG-2 Codec*, IEEE Signal Processing Magazine, July 2002 (Copy attached as Exhibit L to this Declaration). In fact, the commercial piece part described is usable as either an encoder or a decoder:

In this section we describe the design and architecture of the CS92288 MPEG-2 a/v codec from Cirrus Logic. This is a half-duplex (that is, it either encodes or decodes), MPEG-2, MP@ML, audio and video codec with programmable system multiplexor and demultiplexor and OSD. Konstaninedes, et al, at p. 36.

The reciprocal relationship between the encoder and the decoder is borne out by the fact that the single chip serves both purposes.

39. Regardless of implementation, known digital video decoders decoded an encoded picture *one* macroblock at a time in frame coding mode or field coding mode. This was a common feature of digital video decoders because they were required by video coding standards to

1 recognize pictures encoded as macroblocks. The specification of the Motorola Patents describes
2 an improvement to the known single-macroblock AFF coding techniques by coding pictures a
3 macroblock *pair* at a time in frame coding mode or field coding mode.

4 40. A person of ordinary skill would therefore have no difficulty understanding from the
5 disclosure of the '374 patent that a decoder is the identified structure for performing the function
6 in claim 14 of the '374 patent of "decoding at least one of a plurality of smaller portions at a time
7 of the encoded picture that is encoded in frame coding mode and at least one of said plurality of
8 smaller portions at a time of the encoded picture in field coding mode."


9 41. Likewise, a person of ordinary skill would understand from the disclosure of the '375
10 patent that a decoder is the structure for performing the function in claim 13 of the '375 patent of
11 "selectively decoding at least one of a plurality of smaller portions at a time of the encoded picture
12 that is encoded in frame coding mode and at least one of said plurality of smaller portions at a time
13 of the encoded picture in field coding mode."

14 42. In addition, a person of ordinary skill in the art would understand from the disclosure
15 of the '376 patent that a decoder is the structure for performing the function in claim 22 of the
16 '376 patent of "decoding at least one of a plurality of processing blocks at a time, each processing
17 block containing a pair of macroblocks or a group of macroblocks, each macroblock containing a
18 plurality of blocks, from said encoded picture that is encoded in frame coding mode and at least
19 one of said plurality of processing blocks at a time that is encoded in field coding mode."

20 43. Claim 14 of the '374 patent and Claim 13 of the '375 patent also require that the
21 "apparatus for decoding" include "means for using said plurality of decoded smaller portions to
22 construct a decoded picture." Claim 22 of the '376 patent requires that the "apparatus for
23 decoding" includes "means for using said plurality of decoded processing blocks to construct a
24 decoded picture."
25
26

1 44. Reconstructing a picture using decoded parts of an encoded picture is a common
 2 feature of digital video decoders because decoders are required by video coding standards to
 3 reconstruct pictures encoded in parts.

4 45. For example, the Amphion CS6651 MPEG-2 Video Decoder for FPGAs (Ex. H)
 5 included the basic structural building block of picture reconstruction (“Picture Reconstruction”),
 6 as shown on page one of the datasheet:




7
 8
 9
 10
 11
 12
 13
 14
 15
 16 46. An illustration of how well-known the picture reconstruction structural building block
 17 was to those of ordinary skill in the art is illustrated, for example, in the explanation of it on p. 2 of
 18 the datasheet:

PICTURE RECONSTRUCTION

19
 20 The Picture Reconstruction unit combines decoded pixels or
 21 corrections from the iDCT unit with the estimated pixels from
 22 the Motion Compensation Unit and writes the resulting pixels
 23 to the Frame Store, ready for subsequent display or reference.

1 47. Another illustration of a known structure for a decoder can be found in Takata, et al.,
 2 *The D30V/MPEG Multimedia Processor*, IEEE Micro July-August 1999 (Copy attached as
 3 Exhibit M to this Declaration). Figure 1 of Takata shows a block diagram of the MPEG-2 video
 4 and audio decoder that includes picture reconstruction (“Reconstruction”):



13
14
15 48. As shown in Figure 1 of Takata, the blocks with hashed borders are implemented as
 16 software on a processor, whereas the blocks with solid lines are implemented in dedicated
 17 hardware. Thus, the decoder structure of Takata is a hybrid of an ASIC and a processor executing
 18 software code.

19 49. In view of the foregoing, a person of ordinary skill would have no difficulty
 20 understanding from the disclosure of the ‘374 patent that a decoder is the identified structure for
 21 performing the function in claim 14 of the ‘374 patent of “using said plurality of decoded smaller
 22 portions to construct a decoded picture.”

23 50. Likewise, a person of ordinary skill would understand from the disclosure of the ‘375
 24 patent that a decoder is the structure for performing the function in claim 13 of the ‘375 patent of
 25 “using said plurality of decoded smaller portions to construct a decoded picture.”

26 51. In addition, a person of ordinary skill in the art would understand from the disclosure

1 of the '376 patent that a decoder is the structure for performing the function in claim 22 of the
2 '376 patent of "using said plurality of decoded processing blocks to construct a decoded picture."

3 52. Where the claimed apparatuses differed from known decoder structures for decoding
4 digital video, those differences are described in the specification, as discussed below with respect
5 to the algorithms. In particular, a person of ordinary skill in the art would have known how to
6 modify the known structural building blocks of a decoder (including prediction) to operate on
7 macroblock pairs in frame mode and field mode, as set forth in the specification.

8 V. DISCLOSURE OF ALGORITHM FOR "MEANS FOR [SELECTIVELY] DECODING"
9 IN THE SPECIFICATION

10 53. Where the claimed apparatuses differed from known decoder structures for decoding
11 digital video, those differences are described in the specification.

12 54. With respect to the '374 patent, a person of ordinary skill in the art reading the "means
13 for decoding ... in inter coding mode" would understand that the claim element is directed to using
14 inter prediction to decode pairs of macroblocks that are in frame mode or in field mode, and that
15 the specification describes the algorithm for doing so. A person of ordinary skill would have
16 understood this because this claim element refers specifically to "inter coding mode."

17 55. The specification describes the algorithm for performing inter coding on macroblock
18 pairs that are in frame mode or in field mode. *See, e.g.*, '374 patent, 9:16-12:56. For example, the
19 specification describes a decoder. *Id.* at 2:9-19, 4:57-5:3. The specification describes how the
20 decoder receives from a bitstream information including pairs of macroblocks and a frame/field
21 flag before each macroblock pair that indicates which mode, frame mode or field mode, is used in
22 coding the macroblock pair. *Id.* at 8:46-65, Fig. 11, Fig. 7. The specification further describes
23 how the decoder performs inter prediction on blocks of the macroblock pairs in frame mode and
24 field mode. *Id.* at 2:20-41, 5:4-44, 9:9-12:56, Fig. 12, Fig. 7, 7:50-53, 7:65-67. The specification
25 describes how the decoder uses one of the median, average, weighted average (*Id.* at 9:54-59),
26 "yes/no method" (*Id.* at 9:60-10:3), the "always method" (*Id.* at 10:4-14), the "selective method"

1 (*Id.* at 10:15-11:27), the “alt selective method” (*Id.* at 11:28-12:17), or “directional segmentation
2 prediction” (*Id.* at 12:18-56).

3 56. A person of ordinary skill in the art would understand from the specification that the
4 disclosure of a frame/field flag is linked to the claimed function of decoding macroblock pairs
5 together in frame coding mode and field coding mode. For example, the specification describes
6 how the frame/field flag indicates which mode, frame or field, the macroblock pair is in. ‘374
7 patent, 8:46-69 (“...a frame/field flag bit is preferably included in a picture’s bitstream to indicate
8 which mode, frame mode or field mode, is used...”), 8:55-58 (“If the AFF is performed on pairs of
9 macroblocks, the frame/field flag (112) is preferably included before each pair of macroblock in
10 the bitstream.”).

11 57. A person of ordinary skill in the art would understand that that the various inter
12 prediction methods disclosed in the specification are linked to the claimed function of decoding
13 macroblock pairs together in frame coding mode and field coding mode. For example, the
14 specification describes inter prediction in the context of macroblock pairs in frame mode and field
15 mode. ‘374 patent, 9:46-59 (the blocks “can be in either frame or field mode”), 10:34-37
16 (referring to “macroblock pair based AFF”), 11:28-31 (“[t]his method can be used in ... pair based
17 macroblock AFF coding”).

18 58. A person of ordinary skill in the art would further understand from the specification
19 that prediction (both inter and intra) is a frame/field **decoding** operation (where prediction is
20 performed on blocks of macroblock pairs in frame/field mode), not an operation that occurs after
21 frame/field decoding. *See e.g.*, ‘374 patent, 15:64-65 (“In the case of decoding the prediction
22 modes of blocks . . .”), 16:1-2 (“[I]n the case of decoding the prediction modes of blocks . . .”),
23 16:4-5 (“In the case of decoding the prediction mode of blocks . . .”), 16:6-7 (“In the case of
24 decoding the prediction modes of the block . . .”), 15:49-50 (“blocks ... in frame or field mode”),
25 16:12-23, (“macroblock pair (170) is decoded in field mode . . .”), 16:24-35 (“macroblock pair
26

1 (170) is decoded in frame mode . . .”), 10:34-37 (referring to “macroblock pair based AFF”),
2 11:28-31 (“[t]his method can be used in ... pair based macroblock AFF ... coding”).

3 59. Based on this disclosure, a person of ordinary skill in the art would understand the
4 algorithm performed by the decoder to be:

5 (1) receives from a bitstream information including pairs of macroblocks and a frame/field
6 flag before each macroblock pair that indicates which mode, frame mode or field mode, is
7 used in coding the macroblock pairs; and (2) performs inter prediction on blocks of the
8 macroblock pairs in frame mode and field mode using at least one of the median, average,
weighted average, “yes/no method,” “always method,” “selective method,” “alt selective
method,” or “directional segmentation prediction.”

9 60. A person of ordinary skill, having read the specification, would understand how to
10 write software to perform that algorithm if the decoder were implemented using a processor.

11 61. With respect to the ‘375 patent, a person of ordinary skill in the art reading the “means
12 for decoding ... in intra coding mode at a time” would understand that the claim element is
13 directed to using intra prediction to decode pairs of macroblocks that are in frame mode or in field
14 mode, and that the specification describes the algorithm for doing so. A person of ordinary skill
15 would have understood this because this claim element refers specifically to “intra coding mode.”

16 62. The specification describes the algorithm for performing intra coding on macroblock
17 pairs. *See, e.g.*, ‘374 patent, 14:37-16:63. For example, the specification describes a decoder. *Id.*
18 at 1:59-67, 2:9-19, 4:57-5:3. The specification describes how the decoder receives from a
19 bitstream information including pairs of macroblocks and a frame/field flag before each
20 macroblock pair that indicates which mode, frame mode or field mode, is used in coding the
21 macroblock pair. *Id.* at 8:46-65, Fig. 11, Fig. 7. The specification further describes how the
22 decoder performs intra prediction on blocks of the macroblock pairs in at least one of the vertical,
23 horizontal, DC prediction, diagonal down/left, diagonal down/right, vertical-left, horizontal-down,
24 vertical-right, horizontal-up, or plane prediction modes, *Id.* at 14:46-63. The specification further
25
26

1 describes how neighboring blocks A and B are determined by at least one of Rule 1, Rule 2, Rule
2 3, or Rule 4. *Id.* at 15:50-16:63, FIGs. 17a-d.

3 63. As discussed in ¶ 56 above, a person of ordinary skill in the art would understand
4 from the specification that the disclosure of a frame/field flag is linked to the claimed function of
5 decoding macroblock pairs together in frame coding mode and field coding mode.

6 64. As discussed in ¶ 58 above, a person of ordinary skill in the art would understand
7 from the specification that prediction is a frame/field **decoding** operation, not an operation that
8 occurs after frame/field decoding.

9 65. A person of ordinary skill in the art would understand from the specification that the
10 various intra prediction methods disclosed in the specification are linked to the claimed function of
11 decoding macroblock pairs together in frame coding mode and field coding mode. For example,
12 the specification describes intra prediction in the context of macroblock pairs in frame mode and
13 field mode. *See, e.g.*, ‘374 patent, 14:64-15:3 (“An intra block and its neighboring blocks may be
14 coded in frame or field mode.”), 15:48-49 (“Block C and its neighboring blocks A and B can be in
15 frame or field mode”), 15:64-65 (“In the case of decoding the prediction modes of blocks . . .”),
16 16:12-23, (“If the above macroblock pair (170) is decoded in field mode . . .”), 16:24-35 (“if the
17 above macroblock pair (170) is decoded in frame mode . . .”).

18 66. Based on this disclosure, a person of ordinary skill in the art would understand the
19 algorithm performed by the decoder to be:

20 (1) receives from a bitstream information including pairs of macroblocks and a frame/field
21 flag before each macroblock pair that indicates which mode, frame mode or field mode, is
22 used in coding the macroblock pairs; and (2) performs intra prediction on blocks of the
23 macroblock pairs in at least one of the vertical, horizontal, DC prediction, diagonal
24 down/left, diagonal down/right, vertical-left, horizontal-down, vertical-right, horizontal-up,
25 or plane prediction modes, using neighboring blocks determined by at least one of Rule 1,
26 Rule 2, Rule 3 or Rule 4 at col. 15:52-16:63.

67. A person of ordinary skill, having read the specification, would understand how to
write software to perform that algorithm if the decoder were implemented using a processor.

1 68. With respect to the ‘376 patent, a person of ordinary skill in the art reading the “means
2 for decoding ... in a horizontal scanning path or a vertical scanning path” would understand that
3 the claim element is directed to using a horizontal scanning path or a vertical scanning path to
4 decode pairs of macroblocks, and that the specification describes the algorithm for doing so. A
5 person of ordinary skill would have understood this because this claim element refers specifically
6 to a “horizontal scanning path” and a “vertical scanning path.”

7 69. The specification describes the algorithm for performing decoding in a horizontal or
8 vertical scanning path. *See, e.g.*, ‘374 patent, 8:1-18. For example, the specification describes a
9 decoder. *Id.* at 1:59-67, 2:9-19, 4:57-5:3. The specification describes that the decoder receives
10 from a bitstream information including pairs of macroblocks and a frame/field flag before each
11 macroblock pair that indicates which mode, frame mode or field mode, is used in coding the
12 macroblock pair. *Id.* at 8:46-65, Fig. 11, Fig. 7. The specification further describes that the
13 decoder decodes the macroblock pairs of a picture from left to right and from top to bottom, as
14 shown in FIG. 9 path 900, *or* from top to bottom and from left to right, as shown in FIG. 9 path
15 901. *Id.* at FIG. 9, 8:1-14. The specification further describes that the decoder, within each frame
16 macroblock pair, decodes the top macroblock of the macroblock pair first, followed by the bottom
17 macroblock, and within each field macroblock pair decodes the top field macroblock of the
18 macroblock pair first, followed by the bottom field macroblock. *Id.* at FIG. 9, 8:14-18.

19 70. As discussed in ¶ 56 above, a person of ordinary skill in the art would understand
20 from the specification that the disclosure of a frame/field flag is linked to the claimed function of
21 decoding macroblock pairs together in frame coding mode and field coding mode.

22 71. As discussed in ¶ 58 above, a person of ordinary skill in the art would understand
23 from the specification that prediction is a frame/field **decoding** operation, not an operation that
24 occurs after frame/field decoding.

25 72. Based on this disclosure, a person of ordinary skill in the art would understand the
26 algorithm performed by the decoder to be:

1 (1) receives from a bitstream information including pairs of macroblocks and a frame/field
2 flag before each macroblock pair that indicates which mode, frame mode or field mode, is
3 used in coding the macroblock pairs; (2) decodes the macroblock pairs of a picture from
4 left to right and from top to bottom, as shown in FIG. 9 path 900, or from top to bottom
5 and from left to right, as shown in FIG. 9 path 901; and (3) within each frame macroblock
6 pair decodes the top macroblock of the macroblock pair first, followed by the bottom
7 macroblock, and within each field macroblock pair decodes the top field macroblock of the
8 macroblock pair first, followed by the bottom field macroblock.

9 73. A person of ordinary skill, having read the specification, would understand how to
10 write software to perform that algorithm if the decoder were implemented using a processor.

11 74. Finally, a person of ordinary skill in the art would understand that the algorithm for
12 the “means for decoding” elements would not include re-interleaving the lines of a field
13 macroblock pair. Microsoft refers to this process as “frame/field decoding.” ECF No. 205 at 11.
14 Re-interleaving the lines of a field macroblock pair is the reverse of Figure 8 of the Motorola
15 Patents. Figure 8 illustrates to one of ordinary skill in the art that in the encoding direction (from
16 left to right), the encoder splits the odd and even lines of the pair of frame macroblocks to form
17 top and bottom field macroblocks. A person of ordinary skill in the art understands that, in the
18 decoding direction, the decoder operates in reverse (i.e., from right to left)—the top and bottom
19 field macroblocks depicted on the right in FIG. 8 are re-interleaved to construct the pair of frame
20 macroblocks depicted on the left of FIG. 8. As Microsoft acknowledges, the re-interleaving
21 occurs after the “inverse prediction” block shown on slide 29 of Motorola’s Markman tutorial.
22 ECF No. 205 at 11. Hence, a person of ordinary skill in the art would appreciate that the re-
23 interleaving occurs after the function claimed in the “means for decoding,” and is therefore part of
24 the function claimed in the “means for using” (described in detail below).

25 VI. DISCLOSURE OF ALGORITHM FOR “MEANS FOR USING” IN THE
26 SPECIFICATION

75. Where the claimed apparatuses differed from known decoder structures for decoding
digital video, those differences are described in the specification.

1 76. With respect to the Motorola Patents, a person of ordinary skill in the art reading the
2 “means for using” would understand that the claim element is directed to “using said plurality of
3 decoded [smaller portions / processing blocks] to construct a decoded picture.” The specification
4 describes the algorithm for constructing a decoded picture using decoded macroblock pairs. *See*,
5 *e.g.*, ‘374 patent, 7:25-67, 8:46-65. For example, the specification describes a decoder. *Id.* at 2:9-
6 19, 4:57-5:3. The specification describes that, for a decoded frame macroblock pair, the decoder
7 uses the frame macroblocks of the macroblock pair for the decoded picture. *Id.* at FIG. 7, 7:44-48.
8 The specification further describes that, for a decoded field macroblock pair, the decoder
9 reinterleaves the top and bottom field lines of the macroblock pair to form frame macroblocks and
10 uses the frame macroblocks of the macroblock pair for the decoded picture. *Id.* at FIGs. 7 and 8,
11 7:54-65. The specification further describes that, for a frame or field macroblock pair in which a
12 macroblock is skipped, the decoder uses a co-located macroblock in a reference picture for the
13 decoded picture. *Id.* at 12:67-13:5, 13:12-19, 14:21-28.

14 77. Based on this disclosure, a person of ordinary skill in the art would understand the
15 algorithm performed by the decoder to be:

16 (1) for a decoded frame macroblock pair, uses the frame macroblocks of the macroblock
17 pair for the decoded picture; (2) for a decoded field macroblock pair, reinterleaves the top
18 and bottom field lines of the macroblock pair to form frame macroblocks and uses the
19 frame macroblocks of the macroblock pair for the decoded picture; and (3) for a frame or
20 field macroblock pair in which a macroblock is skipped, uses a co-located macroblock in a
21 reference picture for the decoded picture.

22 78. A person of ordinary skill, having read the specification, would understand how to
23 write software to perform that algorithm if the decoder were implemented using a processor.

24 79. A person of ordinary skill in the art would understand that the algorithm for the
25 “means for using” includes re-interleaving the lines of a field macroblock pair. Microsoft refers to
26 this process as “frame/field decoding.” ECF No. 205 at 11. This process is the reverse of Figure 8
of the Motorola Patents. Figure 8 illustrates to one of ordinary skill in the art that in the encoding
direction (from left to right), the encoder splits the odd and even lines of the pair of frame

1 macroblocks to form top and bottom field macroblocks. A person of ordinary skill in the art
2 understands that, in the decoding direction, the decoder operates in reverse (i.e., from right to
3 left)—the top and bottom field macroblocks depicted on the right in FIG. 8 are re-interleaved to
4 construct the pair of frame macroblocks depicted on the left of FIG. 8. As Microsoft
5 acknowledges, this process occurs after the “inverse prediction” block shown on slide 29 of
6 Motorola’s Markman tutorial. ECF No. 205 at 11. Hence, a person of ordinary skill in the art
7 would appreciate that the re-interleaving occurs after the function claimed in the “means for
8 decoding,” and is therefore part of the function claimed in the “means for using.”

9 80. A person of ordinary skill in the art would not understand the algorithm for the
10 “means for using” to be “assembling a decoded picture using the decoded [smaller
11 portion/processing blocks] like bricks in a wall.” A person of ordinary skill in the art understands
12 from the specification that the “means for using” can also perform copying of skipped
13 macroblocks. ‘374 patent, 12:67-13:5, 13:12-19, 14:21-28. A person of ordinary skill in the art
14 would therefore understand an algorithm that involves only “assembling ... like bricks in a wall” to
15 be overly narrow.

16
17 I declare under penalty of the laws of perjury that, to the best of my knowledge,
18 information and belief, the foregoing is true and correct.

19 DATED this 6th day of April, 2012, at Petaluma, California.

20
21 
22 _____
23 Timothy J. Drabik
24
25
26

CERTIFICATE OF SERVICE

I hereby certify that on this day I electronically filed the foregoing with the Clerk of the Court using the CM/ECF system which will send notification of such filing to the following:

Arthur W. Harrigan, Jr., Esq.
Christopher T. Wion, Esq.
Shane P. Cramer, Esq.
Danielson, Harrigan, Leyh & Tollefson LLP
arthurh@dhl.com
chrisw@dhl.com
shanec@dhl.com

Brian R. Nester, Esq.
David T. Pritikin, Esq.
Douglas I. Lewis, Esq.
John W. McBride, Esq.
Richard A. Cederroth, Esq.
David Greenfield, Esq.
William H. Baumgartner, Jr., Esq.
David C. Giardina, Esq.
Carter G. Phillips, Esq.
Constantine L. Trela, Jr., Esq.
Ellen S. Robbins, Esq.
Sidley Austin LLP
bnester@sidley.com
dpritikin@sidley.com
dilewis@sidley.com
jwmcbride@sidley.com
rcederroth@sidley.com
david.greenfield@sidley.com
wbaumgartner@sidley.com
dgiardina@sidley.com
cphillips@sidley.com
ctrela@sidley.com
erobbins@sidley.com

T. Andrew Culbert, Esq.
David E. Killough, Esq.
Microsoft Corp.
andycu@microsoft.com
davkill@microsoft.com

DATED this 6th day of April, 2012.

/s/ Marcia A. Ripley

Marcia A. Ripley