

101

```

1  /*
2  * IBM Hot Plug Controller Driver
3  *
4  * Written By: Jyoti Shah, IBM Corporation
5  *
6  * Copyright (c) 2001-2002 IBM Corp.
7  *
8  * All rights reserved.
9  *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or (at
13 * your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful, but
16 * WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
18 * NON INFRINGEMENT. See the GNU General Public License for more
19 * details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
24 *
25 * Send feedback to <gregkh@us.ibm.com>
26 *                   <jshah@us.ibm.com>
27 *
28 */
29
30 #include <linux/wait.h>
31 #include <linux/time.h>
32 #include <linux/module.h>
33 #include <linux/pci.h>
34 #include <linux/smp_lock.h>
35 #include "ibmphp.h"
36
37 static int to_debug = FALSE;
38 #define debug_polling(fmt, arg...)    do { if (to_debug) debug (fmt, arg); } while (0)
39
40 //-----
41 // timeout values
42 //-----
43 #define CMD_COMPLETE_TOUT_SEC    60    // give HPC 60 sec to finish cmd
44 #define HPC_CTLR_WORKING_TOUT    60    // give HPC 60 sec to finish cmd
45 #define HPC_GETACCESS_TIMEOUT    60    // seconds
46 #define POLL_INTERVAL_SEC        2     // poll HPC every 2 seconds
47 #define POLL_LATCH_CNT          5     // poll latch 5 times, then poll slots
48
49 //-----
50 // Winnipeg Architected Register Offsets
51 //-----
52 #define WPG_I2CMBUFL_OFFSET      0x08  // I2C Message Buffer Low
53 #define WPG_I2CMOSUP_OFFSET      0x10  // I2C Master Operation Setup Reg
54 #define WPG_I2CMCNTL_OFFSET      0x20  // I2C Master Control Register
55 #define WPG_I2CPARM_OFFSET       0x40  // I2C Parameter Register
56 #define WPG_I2CSTAT_OFFSET       0x70  // I2C Status Register
57
58 //-----
59 // Winnipeg Store Type commands (Add this commands to the register offset)
60 //-----
61 #define WPG_I2C_AND               0x1000 // I2C AND operation
62 #define WPG_I2C_OR                0x2000 // I2C OR operation
63
64 //-----
65 // Command set for I2C Master Operation Setup Register
66 //-----
67 #define WPG_READATADDR_MASK       0x00010000 // read,bytes,I2C shifted,index
68 #define WPG_WRITEATADDR_MASK     0x40010000 // write,bytes,I2C shifted,index
69 #define WPG_READDIRECT_MASK      0x10010000
70 #define WPG_WRITEDIRECT_MASK     0x60010000
71
72
73 //-----
74 // bit masks for I2C Master Control Register
75 //-----
76 #define WPG_I2CMCNTL_STARTOP_MASK 0x00000002 // Start the Operation
77
78 //-----
79 //
80 //-----
81 #define WPG_I2C_IOREMAP_SIZE      0x2044 // size of linear address interval
82
83 //-----
84 // command index
85 //-----
86 #define WPG_1ST_SLOT_INDEX        0x01  // index - 1st slot for ctlr
87 #define WPG_CTLR_INDEX            0x0F  // index - ctlr
88 #define WPG_1ST_EXTSLOT_INDEX     0x10  // index - 1st ext slot for ctlr
89 #define WPG_1ST_BUS_INDEX         0x1F  // index - 1st bus for ctlr
90

```

```

91 //-----
92 // macro utilities
93 //-----
94 // if bits 20,22,25,26,27,29,30 are OFF return TRUE
95 #define HPC_I2CSTATUS_CHECK(s) ((u8)((s & 0x00000A76) ? FALSE : TRUE))
96
97 //-----
98 // global variables
99 //-----
100 static int ibmphp_shutdown;
101 static int tid_poll;
102 static struct semaphore sem_hpcaccess; // lock access to HPC
103 static struct semaphore semOperations; // lock all operations and
104 // access to data structures
105 static struct semaphore sem_exit; // make sure polling thread goes away
106 //-----
107 // local function prototypes
108 //-----
109 static u8 ctrl_read (struct controller *, void *, u8);
110 static u8 ctrl_write (struct controller *, void *, u8, u8);
111 static u8 hpc_writcmdtoindex (u8, u8);
112 static u8 hpc_readcmdtoindex (u8, u8);
113 static void get_hpc_access (void);
114 static void free_hpc_access (void);
115 static void poll_hpc (void);
116 static int update_slot (struct slot *, u8);
117 static int process_changeinstatus (struct slot *, struct slot *);
118 static int process_changeinlatch (u8, u8, struct controller *);
119 static int hpc_poll_thread (void *);
120 static int hpc_wait_ctrl_notworking (int, struct controller *, void *, u8 *);
121 //-----
122
123
124 /*-----
125 * Name: ibmphp_hpc_initvars
126 *
127 * Action: initialize semaphores and variables
128 *-----*/
129 void ibmphp_hpc_initvars (void)
130 {
131     debug ("%s-Entry\n", __FUNCTION__);
132
133     init_MUTEX (&sem_hpcaccess);
134     init_MUTEX (&semOperations);
135     init_MUTEX_LOCKED (&sem_exit);
136     to_debug = FALSE;
137     ibmphp_shutdown = FALSE;
138     tid_poll = 0;
139
140     debug ("%s-Exit\n", __FUNCTION__);
141 }
142
143 /*-----
144 * Name: ctrl_read
145 *
146 * Action: read from HPC over I2C
147 *
148 *-----*/
149 static u8 ctrl_read (struct controller *ctrl_ptr, void *WPGbbar, u8 index)
150 {
151     u8 status;
152     int i;
153     void *wpg_addr; // base addr + offset
154     ulong wpg_data, // data to/from WPG LOHI format
155     ultemp, data; // actual data HILO format
156
157     debug_polling ("%s-Entry WPGbbar[%lx] index[%x]\n", __FUNCTION__, (ulong) WPGbbar, index);
158
159     //-----
160     // READ - step 1
161     // read at address, byte length, I2C address (shifted), index
162     // or read direct, byte length, index
163     if (ctrl_ptr->ctrl_type == 0x02) {
164         data = WPG_READATADDR_MASK;
165         // fill in I2C address
166         ultemp = (ulong) ctrl_ptr->u.wpeg_ctrl.i2c_addr;
167         ultemp = ultemp >> 1;
168         data |= (ultemp << 8);
169
170         // fill in index
171         data |= (ulong) index;
172     } else if (ctrl_ptr->ctrl_type == 0x04) {
173         data = WPG_READDIRECT_MASK;
174
175         // fill in index
176         ultemp = (ulong) index;
177         ultemp = ultemp << 8;
178         data |= ultemp;
179     } else {
180

```

```

181         err ("this controller type is not supported\n");
182         return HPC_ERROR;
183     }
184
185     wpg_data = swab32 (data);          // swap data before writing
186     (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMOSUP_OFFSET;
187     writel (wpg_data, wpg_addr);
188
189     //-----
190     // READ - step 2 : clear the message buffer
191     data = 0x00000000;
192     wpg_data = swab32 (data);
193     (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMBUFL_OFFSET;
194     writel (wpg_data, wpg_addr);
195
196     //-----
197     // READ - step 3 : issue start operation, I2C master control bit 30:ON
198     //                2020 : [20] OR operation at [20] offset 0x20
199     data = WPG_I2CMCNTRL_STARTOP_MASK;
200     wpg_data = swab32 (data);
201     (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMCNTRL_OFFSET + (ulong) WPG_I2C_OR;
202     writel (wpg_data, wpg_addr);
203
204     //-----
205     // READ - step 4 : wait until start operation bit clears
206     i = CMD_COMPLETE_TOUT_SEC;
207     while (i) {
208         long_delay (1 * HZ / 100);
209         (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMCNTRL_OFFSET;
210         wpg_data = readl (wpg_addr);
211         data = swab32 (wpg_data);
212         if (!(data & WPG_I2CMCNTRL_STARTOP_MASK))
213             break;
214         i--;
215     }
216     if (i == 0) {
217         debug ("%s - Error: WPG timeout\n", __FUNCTION__);
218         return HPC_ERROR;
219     }
220     //-----
221     // READ - step 5 : read I2C status register
222     i = CMD_COMPLETE_TOUT_SEC;
223     while (i) {
224         long_delay (1 * HZ / 100);
225         (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CSTAT_OFFSET;
226         wpg_data = readl (wpg_addr);
227         data = swab32 (wpg_data);
228         if (HPC_I2CSTATUS_CHECK (data))
229             break;
230         i--;
231     }
232     if (i == 0) {
233         debug ("ctrl_read - Exit Error:I2C timeout\n");
234         return HPC_ERROR;
235     }
236
237     //-----
238     // READ - step 6 : get DATA
239     (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMBUFL_OFFSET;
240     wpg_data = readl (wpg_addr);
241     data = swab32 (wpg_data);
242
243     status = (u8) data;
244
245     debug_polling ("%s - Exit index[%x] status[%x]\n", __FUNCTION__, index, status);
246
247     return (status);
248 }
249
250 /*-----
251 * Name:      ctrl_write
252 *
253 * Action:   write to HPC over I2C
254 *
255 * Return    0 or error codes
256 *-----*/
257 static u8 ctrl_write (struct controller *ctrl_ptr, void *WPGBbar, u8 index, u8 cmd)
258 {
259     u8 rc;
260     void *wpg_addr;          // base addr + offset
261     ulong wpg_data,         // data to/from WPG LOHI format
262     ultemp, data;          // actual data HILO format
263     int i;
264
265
266     debug_polling ("%s - Entry WPGBbar[%lx] index[%x] cmd[%x]\n", __FUNCTION__, (ulong) WPGBbar, index, cmd);
267
268     rc = 0;
269     //-----
270     // WRITE - step 1

```

```

271 // write at address, byte length, I2C address (shifted), index
272 // or write direct, byte length, index
273 data = 0x00000000;
274
275 if (ctrl_ptr->ctrl_type == 0x02) {
276     data = WPG_WRITEATADDR_MASK;
277     // fill in I2C address
278     ultemp = (ulong) ctrl_ptr->u.wpeg_ctrl.i2c_addr;
279     ultemp = ultemp >> 1;
280     data |= (ultemp << 8);
281
282     // fill in index
283     data |= (ulong) index;
284 } else if (ctrl_ptr->ctrl_type == 0x04) {
285     data = WPG_WRITEDIRECT_MASK;
286
287     // fill in index
288     ultemp = (ulong) index;
289     ultemp = ultemp << 8;
290     data |= ultemp;
291 } else {
292     err ("this controller type is not supported\n");
293     return HPC_ERROR;
294 }
295
296 wpg_data = swab32 (data); // swap data before writing
297 (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMOSUP_OFFSET;
298 writel (wpg_data, wpg_addr);
299
300 //-----
301 // WRITE - step 2 : clear the message buffer
302 data = 0x00000000 | (ulong) cmd;
303 wpg_data = swab32 (data);
304 (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMBUFL_OFFSET;
305 writel (wpg_data, wpg_addr);
306
307 //-----
308 // WRITE - step 3 : issue start operation,I2C master control bit 30:ON
309 // 2020 : [20] OR operation at [20] offset 0x20
310 data = WPG_I2CMCNTL_STARTOP_MASK;
311 wpg_data = swab32 (data);
312 (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMCNTL_OFFSET + (ulong) WPG_I2C_OR;
313 writel (wpg_data, wpg_addr);
314
315 //-----
316 // WRITE - step 4 : wait until start operation bit clears
317 i = CMD_COMPLETE_TOUT_SEC;
318 while (i) {
319     long_delay (1 * HZ / 100);
320     (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CMCNTL_OFFSET;
321     wpg_data = readl (wpg_addr);
322     data = swab32 (wpg_data);
323     if (!(data & WPG_I2CMCNTL_STARTOP_MASK))
324         break;
325     i--;
326 }
327 if (i == 0) {
328     debug ("%s - Exit Error:WPG timeout\n", __FUNCTION__);
329     rc = HPC_ERROR;
330 }
331
332 //-----
333 // WRITE - step 5 : read I2C status register
334 i = CMD_COMPLETE_TOUT_SEC;
335 while (i) {
336     long_delay (1 * HZ / 100);
337     (ulong) wpg_addr = (ulong) WPGBbar + (ulong) WPG_I2CSTAT_OFFSET;
338     wpg_data = readl (wpg_addr);
339     data = swab32 (wpg_data);
340     if (HPC_I2CSTATUS_CHECK (data))
341         break;
342     i--;
343 }
344 if (i == 0) {
345     debug ("ctrl_read - Error : I2C timeout\n");
346     rc = HPC_ERROR;
347 }
348
349 debug_polling ("%s Exit rc[%x]\n", __FUNCTION__, rc);
350 return (rc);
351 }
352
353 /*-----
354 * Name: hpc_writecmdtoindex()
355 *
356 * Action: convert a write command to proper index within a controller
357 *
358 * Return index, HPC_ERROR
359 *-----*/
360 static u8 hpc_writecmdtoindex (u8 cmd, u8 index)

```

```

361 {
362     u8 rc;
363
364     switch (cmd) {
365         case HPC_CTLR_ENABLEIRQ: // 0x00.N.15
366         case HPC_CTLR_CLEARIRQ: // 0x06.N.15
367         case HPC_CTLR_RESET: // 0x07.N.15
368         case HPC_CTLR_IRQSTEER: // 0x08.N.15
369         case HPC_CTLR_DISABLEIRQ: // 0x01.N.15
370         case HPC_ALLSLOT_ON: // 0x11.N.15
371         case HPC_ALLSLOT_OFF: // 0x12.N.15
372             rc = 0x0F;
373             break;
374
375         case HPC_SLOT_OFF: // 0x02.Y.0-14
376         case HPC_SLOT_ON: // 0x03.Y.0-14
377         case HPC_SLOT_ATTNOFF: // 0x04.N.0-14
378         case HPC_SLOT_ATTNON: // 0x05.N.0-14
379         case HPC_SLOT_BLINKLED: // 0x13.N.0-14
380             rc = index;
381             break;
382
383         case HPC_BUS_33CONVMODE:
384         case HPC_BUS_66CONVMODE:
385         case HPC_BUS_66PCIXMODE:
386         case HPC_BUS_100PCIXMODE:
387         case HPC_BUS_133PCIXMODE:
388             rc = index + WPG_1ST_BUS_INDEX - 1;
389             break;
390
391         default:
392             err ("hpc_writecmdtoindex - Error invalid cmd[%x]\n", cmd);
393             rc = HPC_ERROR;
394     }
395
396     return rc;
397 }
398
399 /*-----
400 * Name: hpc_readcmdtoindex()
401 *
402 * Action: convert a read command to proper index within a controller
403 *
404 * Return index, HPC_ERROR
405 *-----*/
406 static u8 hpc_readcmdtoindex (u8 cmd, u8 index)
407 {
408     u8 rc;
409
410     switch (cmd) {
411         case READ_CTLRSTATUS:
412             rc = 0x0F;
413             break;
414         case READ_SLOTSTATUS:
415         case READ_ALLSTAT:
416             rc = index;
417             break;
418         case READ_EXTSLOTSTATUS:
419             rc = index + WPG_1ST_EXTSLOT_INDEX;
420             break;
421         case READ_BUSSTATUS:
422             rc = index + WPG_1ST_BUS_INDEX - 1;
423             break;
424         case READ_SLOTLATCHLOWREG:
425             rc = 0x28;
426             break;
427         case READ_REVLEVEL:
428             rc = 0x25;
429             break;
430         case READ_HPCOPTIONS:
431             rc = 0x27;
432             break;
433         default:
434             rc = HPC_ERROR;
435     }
436     return rc;
437 }
438
439 /*-----
440 * Name: HPCreadslot()
441 *
442 * Action: issue a READ command to HPC
443 *
444 * Input: pslot - can not be NULL for READ_ALLSTAT
445 *        pstatus - can be NULL for READ_ALLSTAT
446 *
447 * Return 0 or error codes
448 *-----*/
449 int ibmphp_hpc_readslot (struct slot * pslot, u8 cmd, u8 * pstatus)
450 {

```

```

451 void *wpg_bbar;
452 struct controller *ctrl_ptr;
453 struct list_head *pslotlist;
454 u8 index, status;
455 int rc = 0;
456 int busindex;
457
458 debug_polling ("%s - Entry pslot[%lx] cmd[%x] pstatus[%lx]\n", __FUNCTION__, (ulong) pslot, cmd, (ulong) pstatus);
459
460 if ((pslot == NULL)
461     || ((pstatus == NULL) && (cmd != READ_ALLSTAT) && (cmd != READ_BUSSTATUS))) {
462     rc = -EINVAL;
463     err ("%s - Error invalid pointer, rc[%d]\n", __FUNCTION__, rc);
464     return rc;
465 }
466
467 if (cmd == READ_BUSSTATUS) {
468     busindex = ibmphp_get_bus_index (pslot->bus);
469     if (busindex < 0) {
470         rc = -EINVAL;
471         err ("%s - Exit Error:invalid bus, rc[%d]\n", __FUNCTION__, rc);
472         return rc;
473     } else
474         index = (u8) busindex;
475 } else
476     index = pslot->ctrl_index;
477
478 index = hpc_readcmdtoindex (cmd, index);
479
480 if (index == HPC_ERROR) {
481     rc = -EINVAL;
482     err ("%s - Exit Error:invalid index, rc[%d]\n", __FUNCTION__, rc);
483     return rc;
484 }
485
486 ctrl_ptr = pslot->ctrl;
487
488 get_hpc_access ();
489
490 //-----
491 // map physical address to logical address
492 //-----
493 wpg_bbar = ioremap (ctrl_ptr->u.wpeg_ctrl.wpegbbar, WPG_I2C_IOREMAP_SIZE);
494
495 //-----
496 // check controller status before reading
497 //-----
498 rc = hpc_wait_ctrl_notworking (HPC_CTRL_WORKING_TOUT, ctrl_ptr, wpg_bbar, &status);
499 if (!rc) {
500     switch (cmd) {
501     case READ_ALLSTAT:
502         // update the slot structure
503         pslot->ctrl->status = status;
504         pslot->status = ctrl_read (ctrl_ptr, wpg_bbar, index);
505         rc = hpc_wait_ctrl_notworking (HPC_CTRL_WORKING_TOUT, ctrl_ptr, wpg_bbar,
506                                     &status);
507         if (!rc)
508             pslot->ext_status = ctrl_read (ctrl_ptr, wpg_bbar, index + WPG_1ST_EXTSLOT_INDEX);
509
510         break;
511
512     case READ_SLOTSTATUS:
513         // DO NOT update the slot structure
514         *pstatus = ctrl_read (ctrl_ptr, wpg_bbar, index);
515         break;
516
517     case READ_EXTSLOTSTATUS:
518         // DO NOT update the slot structure
519         *pstatus = ctrl_read (ctrl_ptr, wpg_bbar, index);
520         break;
521
522     case READ_CTRLSTATUS:
523         // DO NOT update the slot structure
524         *pstatus = status;
525         break;
526
527     case READ_BUSSTATUS:
528         pslot->busstatus = ctrl_read (ctrl_ptr, wpg_bbar, index);
529         break;
530
531     case READ_REVLEVEL:
532         *pstatus = ctrl_read (ctrl_ptr, wpg_bbar, index);
533         break;
534
535     case READ_HPCOPTIONS:
536         *pstatus = ctrl_read (ctrl_ptr, wpg_bbar, index);
537         break;
538
539     case READ_SLOTLATCHLOWREG:
540         // DO NOT update the slot structure
541         *pstatus = ctrl_read (ctrl_ptr, wpg_bbar, index);
542         break;
543
544 }

```

```

540         // Not used
541
542     case READ_ALLSLOT:
543         list_for_each (pslotlist, &ibmphp_slot_head) {
544             pslot = list_entry (pslotlist, struct slot, ibm_slot_list);
545             index = pslot->ctrlr_index;
546             rc = hpc_wait_ctrlr_notworking (HPC_CTRLR_WORKING_TOUT, ctrlr_ptr,
547                 wpg_bbar, &status);
548
549             if (!rc) {
550                 pslot->status = ctrl_read (ctrlr_ptr, wpg_bbar, index);
551                 rc = hpc_wait_ctrlr_notworking (HPC_CTRLR_WORKING_TOUT,
552                     ctrlr_ptr, wpg_bbar, &status);
553
554                 if (!rc)
555                     pslot->ext_status =
556                         ctrl_read (ctrlr_ptr, wpg_bbar,
557                             index + WPG_1ST_EXTSLOT_INDEX);
558             } else {
559                 err ("%s - Error ctrl_read failed\n", __FUNCTION__);
560                 rc = -EINVAL;
561                 break;
562             }
563         }
564     default:
565         rc = -EINVAL;
566         break;
567     }
568 }
569 //-----
570 // cleanup
571 //-----
572 iounmap (wpg_bbar); // remove physical to logical address mapping
573 free_hpc_access ();
574
575 debug_polling ("%s - Exit rc[%d]\n", __FUNCTION__, rc);
576 return rc;
577 }
578
579 /*-----
580 * Name:    ibmphp_hpc_writeslot()
581 *
582 * Action:  issue a WRITE command to HPC
583 *-----*/
584 int ibmphp_hpc_writeslot (struct slot * pslot, u8 cmd)
585 {
586     void *wpg_bbar;
587     struct controller *ctrlr_ptr;
588     u8 index, status;
589     int busindex;
590     u8 done;
591     int rc = 0;
592     int timeout;
593
594     debug_polling ("%s - Entry pslot[%lx] cmd[%x]\n", __FUNCTION__, (ulong) pslot, cmd);
595     if (pslot == NULL) {
596         rc = -EINVAL;
597         err ("%s - Error Exit rc[%d]\n", __FUNCTION__, rc);
598         return rc;
599     }
600
601     if ((cmd == HPC_BUS_33CONVMODE) || (cmd == HPC_BUS_66CONVMODE) ||
602         (cmd == HPC_BUS_66PCIXMODE) || (cmd == HPC_BUS_100PCIXMODE) ||
603         (cmd == HPC_BUS_133PCIXMODE)) {
604         busindex = ibmphp_get_bus_index (pslot->bus);
605         if (busindex < 0) {
606             rc = -EINVAL;
607             err ("%s - Exit Error:invalid bus, rc[%d]\n", __FUNCTION__, rc);
608             return rc;
609         } else
610             index = (u8) busindex;
611     } else
612         index = pslot->ctrlr_index;
613
614     index = hpc_writecmdtoindex (cmd, index);
615
616     if (index == HPC_ERROR) {
617         rc = -EINVAL;
618         err ("%s - Error Exit rc[%d]\n", __FUNCTION__, rc);
619         return rc;
620     }
621
622     ctrlr_ptr = pslot->ctrlr;
623
624     get_hpc_access ();
625
626     //-----
627     // map physical address to logical address
628     //-----
629     wpg_bbar = ioremap (ctrlr_ptr->u.wpeg_ctrlr.wpegbbar, WPG_I2C_IOREMAP_SIZE);

```



```

630     debug ("%s - ctrl id[%x] physical[%lx] logical[%lx] i2c[%x]\n", __FUNCTION__,
631            ctrl_ptr->ctrl_id, (ulong) (ctrl_ptr->u.wpeg_ctrlr.wpegbbar), (ulong) wpg_bbar,
632            ctrl_ptr->u.wpeg_ctrlr.i2c_addr);
633
634     //-----
635     // check controller status before writing
636     //-----
637     rc = hpc_wait_ctrlr_notworking (HPC_CTRLR_WORKING_TOUT, ctrl_ptr, wpg_bbar, &status);
638     if (!rc) {
639
640         ctrl_write (ctrl_ptr, wpg_bbar, index, cmd);
641
642         //-----
643         // check controller is still not working on the command
644         //-----
645         timeout = CMD_COMPLETE_TOUT_SEC;
646         done = FALSE;
647         while (!done) {
648             rc = hpc_wait_ctrlr_notworking (HPC_CTRLR_WORKING_TOUT, ctrl_ptr, wpg_bbar,
649                                            &status);
650             if (!rc) {
651                 if (NEEDTOCHECK_CMDSTATUS (cmd)) {
652                     if (CTRLR_FINISHED (status) == HPC_CTRLR_FINISHED_YES)
653                         done = TRUE;
654                 } else
655                     done = TRUE;
656             }
657             if (!done) {
658                 long_delay (1 * HZ);
659                 if (timeout < 1) {
660                     done = TRUE;
661                     err ("%s - Error command complete timeout\n", __FUNCTION__);
662                     rc = -EFAULT;
663                 } else
664                     timeout--;
665             }
666             ctrl_ptr->status = status;
667         }
668         // cleanup
669         iounmap (wpg_bbar); // remove physical to logical address mapping
670         free_hpc_access ();
671
672         debug_polling ("%s - Exit rc[%d]\n", __FUNCTION__, rc);
673         return rc;
674     }
675
676
677 /*-----
678 * Name:    get_hpc_access()
679 *
680 * Action:  make sure only one process can access HPC at one time
681 *-----*/
682 static void get_hpc_access (void)
683 {
684     down (&sem_hpcaccess);
685 }
686
687 /*-----
688 * Name:    free_hpc_access()
689 *-----*/
690 void free_hpc_access (void)
691 {
692     up (&sem_hpcaccess);
693 }
694
695 /*-----
696 * Name:    ibmphp_lock_operations()
697 *
698 * Action:  make sure only one process can change the data structure
699 *-----*/
700 void ibmphp_lock_operations (void)
701 {
702     down (&semOperations);
703 }
704
705 /*-----
706 * Name:    ibmphp_unlock_operations()
707 *-----*/
708 void ibmphp_unlock_operations (void)
709 {
710     debug ("%s - Entry\n", __FUNCTION__);
711     up (&semOperations);
712     debug ("%s - Exit\n", __FUNCTION__);
713 }
714
715 /*-----
716 * Name:    poll_hpc()
717 *-----*/
718 #define POLL_LATCH_REGISTER    0
719 #define POLL_SLOTS            1

```

```

720 #define POLL_SLEEP                2
721 static void poll_hpc (void)
722 {
723     struct slot myslot;
724     struct slot *pslot = NULL;
725     struct list_head *pslotlist;
726     int rc;
727     int poll_state = POLL_LATCH_REGISTER;
728     u8 oldlatchlow = 0x00;
729     u8 curlatchlow = 0x00;
730     int poll_count = 0;
731     u8 ctrl_count = 0x00;
732
733     debug ("%s - Entry\n", __FUNCTION__);
734
735     while (!ibmphp_shutdown) {
736         /* try to get the lock to do some kind of hardware access */
737         down (&semOperations);
738
739         switch (poll_state) {
740             case POLL_LATCH_REGISTER:
741                 oldlatchlow = curlatchlow;
742                 ctrl_count = 0x00;
743                 list_for_each (pslotlist, &ibmphp_slot_head) {
744                     if (ctrl_count >= ibmphp_get_total_controllers())
745                         break;
746                     pslot = list_entry (pslotlist, struct slot, ibm_slot_list);
747                     if (pslot->ctrl->ctrl_relative_id == ctrl_count) {
748                         ctrl_count++;
749                         if (READ_SLOT_LATCH (pslot->ctrl)) {
750                             rc = ibmphp_hpc_readslot (pslot,
751                                                         READ_SLOTLATCHLOWREG,
752                                                         &curlatchlow);
753                             if (oldlatchlow != curlatchlow)
754                                 process_changeinlatch (oldlatchlow,
755                                                         curlatchlow,
756                                                         pslot->ctrl);
757                         }
758                     }
759                 }
760                 poll_state = POLL_SLOTS;
761                 break;
762             case POLL_SLOTS:
763                 list_for_each (pslotlist, &ibmphp_slot_head) {
764                     pslot = list_entry (pslotlist, struct slot, ibm_slot_list);
765                     // make a copy of the old status
766                     memcpy ((void *) &myslot, (void *) pslot,
767                             sizeof (struct slot));
768                     rc = ibmphp_hpc_readslot (pslot, READ_ALLSTAT, NULL);
769                     if ((myslot.status != pslot->status)
770                         || (myslot.ext_status != pslot->ext_status))
771                         process_changeinstatus (pslot, &myslot);
772                 }
773
774                 ctrl_count = 0x00;
775                 list_for_each (pslotlist, &ibmphp_slot_head) {
776                     if (ctrl_count >= ibmphp_get_total_controllers())
777                         break;
778                     pslot = list_entry (pslotlist, struct slot, ibm_slot_list);
779                     if (pslot->ctrl->ctrl_relative_id == ctrl_count) {
780                         ctrl_count++;
781                         if (READ_SLOT_LATCH (pslot->ctrl))
782                             rc = ibmphp_hpc_readslot (pslot,
783                                                         READ_SLOTLATCHLOWREG,
784                                                         &curlatchlow);
785                     }
786                 }
787                 ++poll_count;
788                 if (poll_count >= POLL_LATCH_CNT) {
789                     poll_count = 0;
790                     poll_state = POLL_SLEEP;
791                 }
792                 break;
793             case POLL_SLEEP:
794                 /* don't sleep with a lock on the hardware */
795                 up (&semOperations);
796                 long_delay (POLL_INTERVAL_SEC * HZ);
797                 down (&semOperations);
798                 poll_state = POLL_LATCH_REGISTER;
799                 break;
800         }
801     }
802
803     /* give up the hardware semaphore */
804     up (&semOperations);
805
806     /* sleep for a short time just for good measure */
807     set_current_state (TASK_INTERRUPTIBLE);
808     schedule_timeout (HZ/10);
809

```

```

810     }
811
812     up (&sem_exit);
813     debug ("%s-Exit\n", __FUNCTION__);
814 }
815
816
817 /* -----
818 * Name:     ibmphp_hpc_fillhpslotinfo(hotplug_slot * phpslot)
819 *
820 * Action:   fill out the hotplug_slot info
821 *
822 * Input:    pointer to hotplug_slot
823 *
824 * Return
825 * Value:    0 or error codes
826 * -----*/
827 int ibmphp_hpc_fillhpslotinfo (struct hotplug_slot *phpslot)
828 {
829     int rc = 0;
830     struct slot *pslot;
831
832     if (phpslot && phpslot->private) {
833         pslot = (struct slot *) phpslot->private;
834         rc = update_slot (pslot, (u8) TRUE);
835         if (!rc) {
836
837             // power - enabled:1 not:0
838             phpslot->info->power_status = SLOT_POWER (pslot->status);
839
840             // attention - off:0, on:1, blinking:2
841             phpslot->info->attention_status = SLOT_ATTN (pslot->status, pslot->ext_status);
842
843             // latch - open:1 closed:0
844             phpslot->info->latch_status = SLOT_LATCH (pslot->status);
845
846             // pci board - present:1 not:0
847             if (SLOT_PRESENT (pslot->status))
848                 phpslot->info->adapter_status = 1;
849             else
850                 phpslot->info->adapter_status = 0;
851
852             if (pslot->bus_on->supported_bus_mode
853                 && (pslot->bus_on->supported_speed == BUS_SPEED_66))
854                 phpslot->info->max_bus_speed_status = BUS_SPEED_66PCIX;
855             else
856                 phpslot->info->max_bus_speed_status = pslot->bus_on->supported_speed;
857         } else
858             rc = -EINVAL;
859     } else
860         rc = -EINVAL;
861
862     return rc;
863 }
864
865 /* -----
866 * Name:     update_slot
867 *
868 * Action:   fill out slot status and extended status, controller status
869 *
870 * Input:    pointer to slot struct
871 * -----*/
872 static int update_slot (struct slot *pslot, u8 update)
873 {
874     int rc = 0;
875
876     debug ("%s-Entry pslot[%lx]\n", __FUNCTION__, (ulong) pslot);
877     rc = ibmphp_hpc_readslot (pslot, READ_ALLSTAT, NULL);
878     debug ("%s-Exit rc[%d]\n", __FUNCTION__, rc);
879     return rc;
880 }
881
882 /* -----
883 * Name:     process_changeinstatus
884 *
885 * Action:   compare old and new slot status, process the change in status
886 *
887 * Input:    pointer to slot struct, old slot struct
888 *
889 * Return    0 or error codes
890 * Value:
891 *
892 * Side
893 * Effects:  None.
894 *
895 * Notes:
896 * -----*/
897 static int process_changeinstatus (struct slot *pslot, struct slot *poldslot)
898 {
899     u8 status;

```

```

900     int rc = 0;
901     u8 disable = FALSE;
902     u8 update = FALSE;
903
904     debug ("process_changeinstatus - Entry pslot[%lx], poldslot[%lx]\n", (ulong) pslot,
905           (ulong) poldslot);
906
907     // bit 0 - HPC_SLOT_POWER
908     if ((pslot->status & 0x01) != (poldslot->status & 0x01))
909         update = TRUE;
910
911     // bit 1 - HPC_SLOT_CONNECT
912     // ignore
913
914     // bit 2 - HPC_SLOT_ATTN
915     if ((pslot->status & 0x04) != (poldslot->status & 0x04))
916         update = TRUE;
917
918     // bit 3 - HPC_SLOT_PRSENT2
919     // bit 4 - HPC_SLOT_PRSENT1
920     if (((pslot->status & 0x08) != (poldslot->status & 0x08))
921         || ((pslot->status & 0x10) != (poldslot->status & 0x10)))
922         update = TRUE;
923
924     // bit 5 - HPC_SLOT_PWRGD
925     if ((pslot->status & 0x20) != (poldslot->status & 0x20))
926         // OFF -> ON: ignore, ON -> OFF: disable slot
927         if ((poldslot->status & 0x20) && (SLOT_CONNECT (poldslot->status) == HPC_SLOT_CONNECTED) && (SLOT
928 _PRESENT (poldslot->status)))
929             disable = TRUE;
930
931     // bit 6 - HPC_SLOT_BUS_SPEED
932     // ignore
933
934     // bit 7 - HPC_SLOT_LATCH
935     if ((pslot->status & 0x80) != (poldslot->status & 0x80)) {
936         update = TRUE;
937         // OPEN -> CLOSE
938         if (pslot->status & 0x80) {
939             if (SLOT_PWRGD (pslot->status)) {
940                 // power goes on and off after closing latch
941                 // check again to make sure power is still ON
942                 long_delay (1 * HZ);
943                 rc = ibmphp_hpc_readslot (pslot, READ_SLOTSTATUS, &status);
944                 if (SLOT_PWRGD (status))
945                     update = TRUE;
946                 else // overwrite power in pslot to OFF
947                     pslot->status &= ~HPC_SLOT_POWER;
948             }
949             // CLOSE -> OPEN
950             else if ((SLOT_PWRGD (poldslot->status) == HPC_SLOT_PWRGD_GOOD)
951 && (SLOT_CONNECT (poldslot->status) == HPC_SLOT_CONNECTED) && (SLOT_PRESENT (poldslot->st
952 atus))) {
953                 disable = TRUE;
954             }
955             // else - ignore
956         }
957         // bit 4 - HPC_SLOT_BLINK_ATTEN
958         if ((pslot->ext_status & 0x08) != (poldslot->ext_status & 0x08))
959             update = TRUE;
960
961         if (disable) {
962             debug ("process_changeinstatus - disable slot\n");
963             pslot->flag = FALSE;
964             rc = ibmphp_disable_slot (pslot->hotplug_slot);
965         }
966
967         if (update || disable) {
968             ibmphp_update_slot_info (pslot);
969         }
970
971         debug ("%s - Exit rc[%d] disable[%x] update[%x]\n", __FUNCTION__, rc, disable, update);
972
973         return rc;
974     }
975
976     /*-----
977     * Name:     process_changeinlatch
978     *
979     * Action:   compare old and new latch reg status, process the change
980     *
981     * Input:    old and current latch register status
982     *
983     * Return:   0 or error codes
984     * Value:
985     *-----*/
986     static int process_changeinlatch (u8 old, u8 new, struct controller *ctrl)
987     {
988         struct slot myslot, *pslot;

```

```

988     u8 i;
989     u8 mask;
990     int rc = 0;
991
992     debug ("%s-Entry old[%x],new[%x]\n", __FUNCTION__, old, new);
993     // bit 0 reserved, 0 is LSB, check bit 1-6 for 6 slots
994
995     for (i = ctrl->starting_slot_num; i <= ctrl->ending_slot_num; i++) {
996         mask = 0x01 << i;
997         if ((mask & old) != (mask & new)) {
998             pslot = ibmphp_get_slot_from_physical_num (i);
999             if (pslot) {
1000                 memcpy ((void *) &myslot, (void *) pslot, sizeof (struct slot));
1001                 rc = ibmphp_hpc_readslot (pslot, READ_ALLSTAT, NULL);
1002                 debug ("%s-call process_changeinstatus for slot[%d]\n", __FUNCTION__, i);
1003                 process_changeinstatus (pslot, &myslot);
1004             } else {
1005                 rc = -EINVAL;
1006                 err ("%s-Error bad pointer for slot[%d]\n", __FUNCTION__, i);
1007             }
1008         }
1009     }
1010     debug ("%s-Exit rc[%d]\n", __FUNCTION__, rc);
1011     return rc;
1012 }
1013
1014 /*-----
1015 * Name:     hpc_poll_thread
1016 *
1017 * Action:   polling
1018 *
1019 * Return    0
1020 * Value:
1021 *-----*/
1022 static int hpc_poll_thread (void *data)
1023 {
1024     debug ("%s-Entry\n", __FUNCTION__);
1025     lock_kernel ();
1026     daemonize ();
1027     reparent_to_init ();
1028
1029     // New name
1030     strcpy (current->comm, "hpc_poll");
1031
1032     unlock_kernel ();
1033
1034     poll_hpc ();
1035
1036     tid_poll = 0;
1037     debug ("%s-Exit\n", __FUNCTION__);
1038     return 0;
1039 }
1040
1041
1042 /*-----
1043 * Name:     ibmphp_hpc_start_poll_thread
1044 *
1045 * Action:   start polling thread
1046 *-----*/
1047 int ibmphp_hpc_start_poll_thread (void)
1048 {
1049     int rc = 0;
1050
1051     debug ("ibmphp_hpc_start_poll_thread - Entry\n");
1052
1053     tid_poll = kernel_thread (hpc_poll_thread, 0, 0);
1054     if (tid_poll < 0) {
1055         err ("ibmphp_hpc_start_poll_thread - Error, thread not started\n");
1056         rc = -1;
1057     }
1058
1059     debug ("ibmphp_hpc_start_poll_thread - Exit tid_poll[%d] rc[%d]\n", tid_poll, rc);
1060     return rc;
1061 }
1062
1063 /*-----
1064 * Name:     ibmphp_hpc_stop_poll_thread
1065 *
1066 * Action:   stop polling thread and cleanup
1067 *-----*/
1068 void ibmphp_hpc_stop_poll_thread (void)
1069 {
1070     debug ("ibmphp_hpc_stop_poll_thread - Entry\n");
1071
1072     ibmphp_shutdown = TRUE;
1073     ibmphp_lock_operations ();
1074
1075     // wait for poll thread to exit
1076     down (&sem_exit);
1077

```

```
1078     // cleanup
1079     free_hpc_access ();
1080     ibmphp_unlock_operations ();
1081     up (&sem_exit);
1082
1083     debug ("ibmphp_hpc_stop_poll_thread - Exit\n");
1084 }
1085
1086 /*-----*/
1087 * Name:     hpc_wait_ctrl_notworking
1088 *
1089 * Action:   wait until the controller is in a not working state
1090 *
1091 * Return    0, HPC_ERROR
1092 * Value:
1093 *-----*/
1094 static int hpc_wait_ctrl_notworking (int timeout, struct controller *ctrl_ptr, void *wpg_bbar,
1095                                     u8 * pstatus)
1096 {
1097     int rc = 0;
1098     u8 done = FALSE;
1099
1100     debug_polling ("hpc_wait_ctrl_notworking - Entry timeout[%d]\n", timeout);
1101
1102     while (!done) {
1103         *pstatus = ctrl_read (ctrl_ptr, wpg_bbar, WPG_CTRLR_INDEX);
1104         if (*pstatus == HPC_ERROR) {
1105             rc = HPC_ERROR;
1106             done = TRUE;
1107         }
1108         if (CTRLR_WORKING (*pstatus) == HPC_CTRLR_WORKING_NO)
1109             done = TRUE;
1110         if (!done) {
1111             long_delay (1 * HZ);
1112             if (timeout < 1) {
1113                 done = TRUE;
1114                 err ("HPCreadslot - Error ctrl timeout\n");
1115                 rc = HPC_ERROR;
1116             } else
1117                 timeout--;
1118         }
1119     }
1120     debug_polling ("hpc_wait_ctrl_notworking - Exit rc[%x] status[%x]\n", rc, *pstatus);
1121     return rc;
1122 }
```

1 *./pci\_HotPlug/linux/drivers/hotplug/ibmphp\_hpc.c*..... Pages 1- 13 1123 lines  
**End of Table of Contents**