decoration decoration
Stories

GROKLAW
When you want to know more...
decoration
For layout only
Home
Archives
Site Map
Search
About Groklaw
Awards
Legal Research
Timelines
ApplevSamsung
ApplevSamsung p.2
ArchiveExplorer
Autozone
Bilski
Cases
Cast: Lawyers
Comes v. MS
Contracts/Documents
Courts
DRM
Gordon v MS
GPL
Grokdoc
HTML How To
IPI v RH
IV v. Google
Legal Docs
Lodsys
MS Litigations
MSvB&N
News Picks
Novell v. MS
Novell-MS Deal
ODF/OOXML
OOXML Appeals
OraclevGoogle
Patents
ProjectMonterey
Psystar
Quote Database
Red Hat v SCO
Salus Book
SCEA v Hotz
SCO Appeals
SCO Bankruptcy
SCO Financials
SCO Overview
SCO v IBM
SCO v Novell
SCO:Soup2Nuts
SCOsource
Sean Daly
Software Patents
Switch to Linux
Transcripts
Unix Books

Gear

Groklaw Gear

Click here to send an email to the editor of this weblog.


You won't find me on Facebook


Donate

Donate Paypal


No Legal Advice

The information on Groklaw is not intended to constitute legal advice. While Mark is a lawyer and he has asked other lawyers and law students to contribute articles, all of these articles are offered to help educate, not to provide specific legal advice. They are not your lawyers.

Here's Groklaw's comments policy.


What's New

STORIES
No new stories

COMMENTS last 48 hrs
No new comments


Sponsors

Hosting:
hosted by ibiblio

On servers donated to ibiblio by AMD.

Webmaster
For memory, check the bus switch. And the T3 torus | 167 comments | Create New Account
Comments belong to whoever posts them. Please notify us of inappropriate comments.
For memory, check the bus switch. And the T3 torus
Authored by: jesse on Monday, April 08 2013 @ 05:18 AM EDT
Used for every multi-cpu Cray system until the T3.

The t3 torus memory fabric provided both memory and application use for access
to small nodes - CPU + memory. The torus provided I/O via "special
nodes" that handled input/putput (T3E). (application nodes had 4 cpus, I/O
nodes replaced two cpus for I/O interfaces). Early 1980s. The first T3 (T3D)
depended on a host cray for I/O.

Error detection and correction at all levels.

Even the Cray host itself treated memory as a fabric The YMP-8/128 used a bus
switch (8 cpus with 4 memory channels each), memory was treated like a disk - a
fault would cause the memory to be remapped, with previous data copied (via ECC)
to prevent aborts. The error would be logged, and hardware engineers would then
replace the memory board during scheduled downtime.(My date was 1991, but the
hardware was created late 1980s)

[ Reply to This | Parent | # ]

Groklaw © Copyright 2003-2013 Pamela Jones.
All trademarks and copyrights on this page are owned by their respective owners.
Comments are owned by the individual posters.

PJ's articles are licensed under a Creative Commons License. ( Details )